HOME > Organization / Research > Hanyu Laboratory

Organization / Research

Hanyu Laboratory


photo Takahiro HANYU, Professor
Masanori NATSUI, Associate Professor
Naoya ONIZAWA, Assistant Professor
Daisuke SUZUKI, Assistant Professor
Akira Tamakoshi,Research Fellow

Rapid progress in recent deep submicron regime has led to the capability to realize giga-scaled embedded systems on a chip, while the communication bottleneck between memory and logic modules has increasingly become a serious problem. In addition, power dissipation and device-characteristic variation have been also the emerging problems in the recent VLSI chip. In order to solve such the recent VLSI problems causing performance and reliability degradation, we focus on a "new-paradigm VLSI computing" concept that investigates the optimal design through all the VLSI design layers such as a device/material design level, a circuit-architecture level, a logic-synthesis level, a system-architecture level, and an application-oriented algorithm level. The use of "logic-in-memory VLSI architecture," where storage elements are distributed over a logic-circuit plane, makes global wires reduced greatly. To implement a logic-in-memory VLSI compactly, we utilize multi-functional and nonvolatile devices such as ferroelectric devices, magnetic tunnel junction (MTJ) devices and phase-change devices. We are also focusing on other challenging research subjects concerning with a new-paradigm VLSI computing system, such as asynchronous network-on-chip (NoC ) and process-voltage-temperature (PVT) variation-aware VLSI architecture. Preliminary research subjects in our laboratory are listed below:

Research topics:

  1. Logic-in-memory VLSI architecture and its applications
  2. Nonvolatile logic and its application to ultra-low-power VLSI processors
  3. PVT-variation-aware VLSI architecture and its applications
  4. Device-model-based new-paradigm VLSI computing architecture
  5. Asynchronous-control/multiple-valued data representation-based circuit for a high-performance Network-on-Chip
Group of Electrical Engineering, Communication Engineering,
Electronic Engineering, and Information Engineering, Tohoku University
6-6-05, Aramaki Aza Aoba, Aoba-ku, Sendai, Miyagi 980-8579, Japan
TEL : 022-795-7186 (Japanese Only)
Email :